A common current source, generally used to bias cross-coupled differential amplifiers in a transconductor, controls third harmonic distortion (HD 3 ) poorly. Separate current sources are shown to provide better control on HD 3 . In this paper, a detailed design and analysis is presented for a transconductor made using this biasing technique. The transconductor, in addition, is made to offer high G m , low power dissipation and is designed for linearly tunable G m with current mode load as one of the applications. The circuit exhibits HD 3 of less than -43.7 dB, high current efficiency of 1.18 V −1 and G m of 390 S at 1 V p-p @ 50 MHz. UMC 0.18 µm CMOS process technology is used for simulation at supply voltage of 1.8 V.
Introduction
Transconductors interface a current mode circuit to a voltage signal, making it a fundamental element of analog circuits [1] [2] [3] [4] . Performance of a transconductor deteriorates due to higher total harmonic distortion (THD), more so at high signal level. Several techniques are devoted to improve THD of transconductors [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] . Sán-chez-Sinencio and J. Silva-Martínez [4] have classified these as input signal attenuation [5] [6] [7] , cancellation of nonlinear terms [7] [8] [9] [10] [11] [12] , and source degeneration [7, [11] [12] [13] [14] [15] [16] [17] [18] [19] . Besides these, adaptive biasing [16, 19] and mobility compensation [20] techniques are also reported to improve THD.
One of the important building blocks in many analog circuits is a tunable linear transconductor [9, 13, 15, 17, [21] [22] [23] [24] [25] , which may be used for tuning center frequency and Q-factor of filters. Moreover it helps to compensate fabrication tolerances and environment parameters, especially temperature.
A method of tuning transconductance, G m is to control the bias current (I Bias ) applied to the differential amplifier. But G m is proportional to the square root of I Bias due to which the allowable input signal swing is limited to small value [1] . In [17] , the allowable input swing for a constant value of I Bias is made independent of variation in G m by using current mirrors with source degeneration.
Another tuning method uses source degeneration resistance (R). In this method due to degeneration, THD improves but at the cost of transconductance. Further, the condition of improvement, (1/G m < R) [1] occupies large area and add noise if passive resistance is used. In [13] , tunability has been achieved using active resistance. But G m adjustment in this tuning method affects the bandwidth, which has been compensated in [15] by employing a separate source follower biased with constant current source.
Linearly adjustable G m is realized using control voltage at inputs of one of the cross-coupled differential amplifier [8, 9] . In both the papers authors have used identical transistors in the cross-coupled amplifiers to obtain linear tuning of G m at supply voltage 5 V or higher. Different bias strategies are given in [25] to achieve tunability for ultra low range transconductance.
A low voltage transconductor on 0.18 µm technology is given by us in [23] in which bias currents of crosscoupled differential amplifiers and aspect ratio of their transistors are adjusted to cancel third harmonic distortion. Shift level biasing is used in the cross-coupled differential amplifier to obtain tunability. The circuit is designed for resistive load, not suitable for current mode signal processing.
The topology cited in [23] is analyzed in detail in this paper. In addition diode mode MOSFETs are used as load for current mode signal processing in place of active resistance. A triode mode tail transistor is used in MA for better linear tuning instead of constant current source. Design steps in detail with algorithm are given for low HD 3 , high linearly tunable G m and high frequency of operation at low voltage. Efforts have also been made to maintain low power operation and high current efficiency. The circuit is developed for 1 V p-p input signal for frequency range upto 50 MHz.
The paper is organized as follows. In Section 2, block diagram, circuit design alongwith its algorithm and analysis of the proposed circuit are given. In Section 3, simulation results are discussed and finally conclusions are drawn in Section 4.
Design and Analysis of Tunable Transconductor

Block Diagram of Tunable Transconductor
The proposed transconductor is designed using main differential amplifier (MA) biased using tail transistors in triode mode, compensatory differential amplifier (CA) biased using separate constant current source for minimizing HD 3 and level shifters (LS) are used for tunability. Separate controls of the two bias currents of MA and CA provide flexibility, improvement in HD 3 and better tuning in comparison to others [8, 9] . Block diagram of the proposed transconductor is shown in Figure 1 and the complete circuit diagram is furnished in Figure 2 . The square law model of MOSFETs is used in this work for design and analysis. Design steps are given below: 2.1.1. Design of MA Upper limit and lower limit of biasing current ( ) for MA are given as follows [3] :
where P Diss is the specified total power consumption, C l is the load capacitor, ω 3dB is the 3 dB frequency, λ n and λ p are the channel length coefficients of NMOS and PMOS transistors respectively. MA is designed using NMOS transistors and load using PMOS transistors.
Transconductance, (MA) m of MA and input swing, swing are given in [1, 3] and are reproduced in Equation (3) and Equation (4) .
From Equation (3) (MA) is the function of
, higher values of ( 
MA) Bias
are not used as it would lead to loss of power. The second option is to increase the aspect ratio but that may deteriorate HD 3 for specified input swing {Equation (4)}.
The second option is preferred wherein, for better HD 3 , the method of non-linear terms cancellation with the help of compensatory amplifier is used but at the cost of area occupied by it. However, the use of CA (Figure 2 
Design of CA
The ratio "p" of bias currents of MA and CA are adjusted [11, 12] in accordance with Equation (5):
where ( CA . A lower value of "q" not only increases power dissipation (due to high bias current of CA), but also lowers the overall transconductance, thereby, decreasing the current efficiency. On the other hand, due to higher values of "q" the harmonics will not be suppressed effectively. Moreover, it is difficult to bias the CA transistor in saturation region in the specified low voltage operation due to skewed overdrive voltages of the MA and CA. In the proposed circuit choosing a moderate "q" as 2 and equal channel length of MA and CA gives:
and
. This ratio of bias currents is adjusted for the centre value of the tuning voltage range at which specified G m is expected to occur. is selected to get the specified G m in accordance of Equation (7).
Design of Load
The PMOS transistors, M p1 and M p2 are selected in diode mode as load. It is possible to easily convert the proposed transconductor to Multiple-output OTA suitable for current mode signal processing by incorporating three current mirrors. The aspect ratio of load transistors is computed using the Equation (8), where in Equation (8) max CM is the maximum common mode input voltage at MA, V thn and V thp are the threshold voltages of NMOS and PMOS transistors respectively. have same aspect ratio to maintain same V tune across gate to source in both the transistors. They are biased in saturation region by following the conditions given in Equation (9) and Equation (10).
Design of LS
where 1 2 (11) is satisfied.
where ( )
MA
P
is the drain to source voltage of tail transistor of MA Thus, the limits on V tune are obtained as in Equation (12) . Transistors of other level shifter of LS are also made identical on the same ground. 
V is gate voltage of tail transistor of MA. The aspect ratio of tail transistor of MA is derived for the mentioned operating mode and is given in Equation (13):
Design of Tail Transistor of CA
Tail transistor of CA is chosen as constant current source independent of ( ) Bias MA by biasing the transistor in saturation. The aspect ratio of it is given in Equation (14):
where B V is gate voltage of tail transistor of CA.
Algorithm for Designing the Proposed Transconductor
The algorithm to design proposed transconductor is ummarized as below: s
Step 1 Compute /* from specified P Diss ; refer Equation (1)*/
Step 2 Compute Step 3 Select Bi /* to increase current efficiency*/
Step 4 Compute /* for specified ; refer Equation (7)*/
Step 5
Compute   MA W L /* using Equation (3)*/
Step 6
Calculate   CA W L /* using Equation (6)*/
Step 7 Select diode mode MOSFET load /* for current mode signal processing*/
Step 8
Compute   load W L /* using Equation (8)*/
Step 9
Compute   LS W L /*minimum size transistors*/
Step 10 Design tail transistor of MA /*refer (13)*/
Step 11 Design tail transistor of CA /*refer (14)*/ END
Analysis of the Circuit
Equation (20) 
where (MA) (CA)
P P P
Since "q" is taken as 2 to minimize HD 3 :
Combining Equation (17) and Equation (18), one gets:
From Equation (19) the transconductance G m is calculated as,
Simulation Results and Discussions
The proposed transconductor is simulated in Cadence VIRTUOSO environment using UMC 0.18 µm CMOS process technology. The transconductor is operated at 1.8 V and 27˚ Celsius. Bias currents . Channel length is taken as 0.9  µm which is five times the minimum as specified by the technology for all the MOSFETs of the transconductor to minimize channel length modulation effect [26] . The differential signal input voltage of 0.25 V is generated using voltage controlled voltage source (VCVS) as test bench setup.
The objective of the simulation is to demonstrate feasibility of power efficiency, linear tuning of G m offering low harmonics with the help of separate bias control of cross-coupled amplifiers at 50 MHz and above. Different plots have been obtained to verify the designed aspects. Plot in Figure 3 shows the tunability of the proposed transconductor. The tuning voltage, V tune is varied from 0.5 V to 1.0 V in steps of 0.1 V. The lower value (0.5 V) is kept slightly higher than the threshold voltage of input transistors M 5 and M 7 of LS and upper value is selected as per Equation (12) slowly due to cross-coupling effect. Harmonic distortion has also increased with the increase in tuning voltage due to decrease in DC current through MA. Figure 6 shows variation of HD 3 with respect to V tune .
Frequency response of the proposed transconductor for different values of tuning voltage is given in Figure 7 . The 3 dB frequency of the transconductor is above 53 MHz for the complete range of variation of transconductance.
G m , HD 3 , P Diss and G m /I DD for the three different values of G m obtained from the simulation are given in Table 1 . It may be noted that at lower values of transconductance current efficiency reduces. The reasons are twofold: firstly, transconductance is low and secondly lower transconductance obtained at higher value of tuning voltage, gives high overdrive voltage to LS transistors which in turn draws higher current through LS.
The performance is compared on eight metric points with other reported circuits as given in Table 2 . The proposed transconductor offers better current efficiency
Conclusions
A power efficient linearly tunable high G m , cross-coupled transconductor with separate bias currents (for low third harmonic distortion) is designed and analyzed in this paper. Results have been obtained with diode mode transistors as load extendable for MOTA, which is necessary for current mode signal processing. Transconductance is varied in linear manner. G m is tuned between 195 to 390 S when the tuning voltage is varied from 1.0 V to 0.5 V. Maximum current efficiency of 1.18 V -1 and minimum HD 3 less than -43.7 dB is obtained at 1 V p-p @ 50 MHz at the tuning voltage of 0.5 V. Comparative study reveals that the proposed circuit consumes low power and gives high current efficiency, with low HD 3 and high tunable transconductance for high frequency of operation compared to others. (1.18 V -1 ) and transconductance (390 µS) with lower harmonics (-43.7 dB), at input swing of 1 V p-p @50 MHz in comparison to the others. However, the transconductance reported in [9] is higher than the proposed at the cost of high supply voltage (5 V) and very low current efficiency (0.1 V -1 to 0.07 V -1 ).
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